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A nanoscale device consisting of a metal nanowire, a dielectric, and a gate is proposed. A combination of
quantum and thermal stochastic effects enable the device to have multiple functionalities, serving alternately
as a transistor, a variable resistor, or a simple resistive element with I − V characteristics that can switch
between ohmic and non-ohmic. By manipulating the gate voltage, stochastic transitions between different
conducting states of the nanowire can be induced, with a switching time as short as picoseconds. With an
appropriate choice of dielectric, the transconductance of the device can significantly exceed the conductance
quantum G0 = 2e
2/h, a remarkable figure of merit for a device at this lengthscale.
PACS numbers: 85.35.-p, 62.25.-g, 64.70.Nd, 73.63.-b
I. INTRODUCTION
Variable resistors are commonly used circuit elements
in many electronic applications. However, their large size
and slow response time have heretofore limited their use
primarily to the human-circuit interface. In this arti-
cle, we describe how the exploitation of quantum and
stochastic effects at the nanoscale1 allows one to combine
what would ordinarily be distinct macroscale circuit ele-
ments into a single nanoscale device with multiple func-
tionalities, and to achieve response times on the order of
picoseconds.
The device architecture we propose is illustrated in
Fig. 1. The physics behind its operation is the follow-
ing: A metal nanowire is the active circuit element,
and is embedded in a dielectric sheath, surrounded by
an outer conductor of comparable dimensions, referred
to as the gate. A positive/negative voltage applied to
the gate enhances/depletes the density of carriers in the
nanowire. This results in a shift of the electronic Fermi
energy EF , which alters the electron-shell structure of
the nanowire1–4. This in turn changes the energy barri-
ers that determine the rates of stochastic transitions5,6
between different conducting states of the nanowire. The
idea is that a sufficient voltage applied at the gate will
make the energy barrier small enough to be compara-
ble to the thermal energy kT , thus making a stochastic
transition all but certain.
Such a device would require as active element a
nanowire where electron-shell effects dominate over
atomic-shell effects7. This has been shown8 to be the
case for wires of conductance between a few and about
a hundred conductance quanta G0 = 2e
2/h. Such
nanowires with lengths below or around a few nanome-
a)Electronic mail: Buerki@csus.edu
ters have been fabricated using various techniques,
including scanning tunneling microscopy (STM)9,10,
mechanically-controllable break junctions (MCBJ)11,12,
thin-film transmission electron microscopy (TEM)13,14,
electromigration15, and electrochemical fabrication16.
Nanowires with diameters less than a nanometer have
been directly observed13 using TEM to remain stable un-
der low beam intensities below 5 A/cm2 for the duration
of observation.
Stochastic switching between different conductance
values has been observed in contacts made using
MCBJ17, while controllable switching has been achieved
recently using electromigration to grow or shrink a
nanobridge between two wires18. A structural thinning
process of the nanowire similar to the one described by
the theory of Bu¨rki, Stafford, and Stein6,19 has been ob-
served to take place for gold nanowires in TEM experi-
ments. The nanowire was observed20 to thin step by step
via a process where a structural step (corresponding to a
FIG. 1. Diagram of the proposed device
2change in radius of the order one atomic diameter) forms
at one end of the wire and subsequently propagates along
the wire.
A nanoelectromechanical switch similar to the device
we are proposing has recently been built by Martin
et al.
21 on a somewhat larger scale. However, the larger
scale of their device results in a different physical pro-
cess responsible for the switching. Martin et al. argue
that the switching in their device is the result of a bend-
ing of the wire due to an electrostatic attraction between
the wire and the gate. Such bending would be negligible
in the device we envision, which would be much shorter
(few nm as opposed to close to a µm in Ref. 21), and the
switching would be instead driven by stochastic events
as described above. The different scales, configurations,
and physics underlying the operation of the two leads to
different device characteristics and functionalities; these
will be reviewed at the end of this article.
II. BACKGROUND
Metal nanowires have attracted considerable inter-
est in the past decade due to their remarkable trans-
port and structural properties22. Long gold and sil-
ver nanowires were observed to form spontaneously un-
der electron irradiation13,20,23, and appear to be sur-
prisingly stable. Even the thinnest gold wires, essen-
tially chains of atoms, have lifetimes of the order of sec-
onds at room temperature24. Metal nanowires exhibit
striking correlations between their stability and electri-
cal conductance8,25. That these filamentary structures
are stable at all is rather counterintuitive26,27, but can
be explained by electron-shell effects12,26–29.
Because most of their atoms are at the surface, with
low coordination numbers, metal nanowires behave es-
sentially like fluids27. Classically, the Rayleigh instability
would break up any wire whose length exceeds its circum-
ference26. Nevertheless, nanowires clearly violating the
Rayleigh criterion have been observed repeatedly.13,20,23
The instability is suppressed through quantum effects,
with stabilization occurring through the nanowire’s elec-
tronic shell structure. A quantum linear stability anal-
ysis2–4,26 showed the existence of “islands of stability”
for discrete intervals of the radius R. These correspond
to conductance “magic numbers” that agree with those
observed in experiments. For low enough temperatures,
there remain finite regions of R stable against long-
wavelength perturbations. Therefore, stable wires exist
only in the vicinity of certain “magic radii” and conse-
quently at quantized conductance values G that are inte-
ger multiples of the conductance quantum G0 = 2e
2/h.
However, the linear stability analysis ignores large
thermal fluctuations that can lead to breakup of the
wire. Nanowire lifetimes are inferred from conductance
histograms, compiled by cycling a MCBJ thousands of
times12,28,30. These studies indicate that conductance
peaks disappear above fairly well-defined temperatures,
FIG. 2. Electron-shell potential as a function of wire radius
kFR. The conductance of the wires with “magic radii” is
indicated on the top axis. From Ref. 6
.
suggesting a lifetime at that temperature that is compa-
rable to a typical wire-elongation time in the experiment.
Bu¨rki, Stafford, and Stein 6 studied the lifetimes of these
nanowires using techniques developed in Ref. 5. By mod-
eling thermal fluctuations through stochastic Ginzburg-
Landau classical field theories, they constructed a self-
consistent approach to the fluctuation-induced “neck-
ing” of nanowires that is in good agreement with exper-
iment6,31. Their theory indicates that passivated noble
metal nanowires are sufficiently stable at room tempera-
ture to serve as interconnects between nanoscale circuit
elements.
Of particular interest for the applications considered
in this proposal is the nature of the barriers separating
wires of different magic radii (and hence quantized con-
ductances). These barriers can be surmounted in several
ways: among them are raising the temperature, apply-
ing strain, shortening the wire, or changing the Fermi
energy. The first three are discussed in Refs. 6 and 31,
but the last is new to this paper. For the purposes of a
new nanoscale device, the first two may be unsatisfactory
for various reasons having to do either with nonoptimal
operating conditions (temperature), or probable inability
to implement these controls on the nanoscale (strain).
III. THEORETICAL MODEL
The magic radii are the minima of the electron-shell
potential (see Fig. 2, and e.g. Ref. 29), which depends
on the dimensionless parameter kFR, with kF the Fermi
wavevector and R the wire radius. A shift in kF is thus
analogous to applying strain, and can be used to induce
rapid (i.e., on the scale of the Debye frequency) transi-
tions between neighboring magic radii. These have con-
ductances differing by nG0, where n ≥ 2 is an integer
(see Fig. 2). (As a rule of thumb, the jumps scale as
n ∼ (π/4)kFR for a wire with initial radius R.) The
3FIG. 3. Escape barrier as a function of wire radius kFR, or
equivalently applied stress F . Results correspond to a gold
wire with a conductance G = 17G0, following the calculations
of Ref. 6.
switching time between two adjacent magic radii was
shown6 to be given by the Kramers formula
τ ∼ Γ−10 exp(∆E/kBT ), (1)
where ∆E is the energy barrier, kB is Boltzmann’s con-
stant, and T is the temperature. The rate prefactor Γ0,
of order the Debye frequency, was calculated explicitly in
Ref. 6. The dependence of ∆E on the parameter kFR is
illustrated in Fig. 3.
The possibility of shifting EF electrostatically, as de-
scribed above, depends in an essential way on the crucial
feature that the nanowire has a radius of order nanome-
ters, and thus has a very low density of states at EF . As
a function of the applied gate voltage Vg, the shift in EF
is given by32
δEF =
eVg
1 + (e2/Cg)dN/dE
, (2)
where Cg is the mutual capacitance between gate and
nanowire, and dN/dE is the density of states of the
nanowire at EF . As discussed in Ref. 32, the denomi-
nator in Eq. 2 can be well approximated in terms of ma-
terial and geometrical parameters, yielding a convenient
rule-of-thumb estimate
δEF ≈
eVg
1 + α rs ǫ−1G/G0
, (3)
where rs is the Fermi gas parameter for the nanowire
material (essentially the mean inter-electron separation
in the bulk metal), ǫ is the mean dielectric constant of the
dielectric sheath, and α is a dimensionless parameter of
order unity, which depends logarithmically on the device
dimensions.
In order to achieve the maximum switching speed, it
is necessary to achieve a shift δ(kFR) ∼ 1 in the shell-
potential parameter. From Eq. 3, this implies a preferred
operating gate voltage
eVg
EF
∼
α rs kFR
6 ǫ
. (4)
For typical metals, rs ∼ 2–3, while kFR ∼ 10 in the do-
main of validity of the nanoscale free electron model1,33.
It is therefore desirable to use a dielectric with ǫ ≥ 10 to
minimize the necessary gate voltages.
A. Transconductance
Because the mechanical switching time of the
nanoscale variable resistor can be as short as picosec-
onds, it may also be thought of as an electromechanical
transistor . It is thus useful to compute its transconduc-
tance, a figure of merit used to characterize transistors.
The transconductance gT can be estimated as
gT =
dI1
dVg
∼
nG0V12
Vg
, (5)
where V12 is the device bias voltage. Using Eq. 4 and
n ∼ (π/4)kFR, one finds
gT
G0
∼
3πǫ
2αrs
eV12
EF
. (6)
For large dielectric constants ǫ ≥ 10, and bias volt-
ages V12 ∼ 1V, one can thus achieve gT ≫ G0, an excep-
tional figure of merit for a nanoscale device34, thereby
enabling its advantageous use as an effective transistor.
In addition to the structural switching time of order pi-
coseconds, the electrical RC rise time τ = Cg/G can be
estimated to be of order 1 femtosecond for typical device
dimensions/materials, and so is not a limiting factor in
device performance.
FIG. 4. Escape barrier ∆E (top) and prefactor Γ (bottom) as
a function of wire length, as calculated in Ref. 6. A second-
order phase transition takes place at the critical length Lc.
For some wires, the transition is first-order (inset).
4FIG. 5. Conductance of a short (solid line) and long (dashed
line) wire under compression. The initial and final shapes of
the long (a) and short (b) wires are shown in the inset. From
Ref. 31.
B. Ohmic↔non-Ohmic transition
The device discussed above is one where barriers are
controlled by shifting the Fermi energy of the nanowire
through electrostatic means. Another possibility is to
change the wire length. In Ref. 6 it was predicted that
a transition in activation behavior occurs as a function
of wire length: below a critical length Lc, the barrier de-
creases rapidly with length, while above it is roughly con-
stant. The transition can be continuous (second-order) or
discontinuous (first-order) (see Fig. 4). This effect may
have already been observed: a recent study35 reported
a transition from linear to nonlinear I − V behavior in
gold nanowires, as distance between electrodes shortened
due to an applied bias (presumably because of thermal
expansion of the electrodes). In a Comment31, we were
able to explain this change in I −V behavior as a conse-
quence of the transition in radius stability as a function
of wire length (cf. Fig. 4).
This suggests another device possibility, namely one
where the wire length can be shortened below its critical
value directly by increasing the applied voltage. This
would convert a wire with linear I − V characteristics
to one with nonlinear ones (see Fig. 5). At the present
time, it remains unclear how easily controllable such a
transition might be and whether it would be reversible.
IV. DEVICE REALIZATIONS
Construction of a nanoscale variable resis-
tor/electromechanical transistor in the laboratory
will require combining the three components of the
device—metal nanowire, dielectric, and gate— in a
single nanostructure.
To achieve optimal device characteristics, the space be-
tween the active segment of the nanowire and the gate(s)
should be filled with a dielectric with ǫ ≥ 10. If a solid
dielectric (only) is used, a small gap around the active
segment of the nanowire must be provided (see Fig. 7(b))
to permit the nanowire surface to fluctuate freely. In that
case, the mean dielectric constant of the region between
the nanowire and the gate(s) (including the gap) should
exceed ten. Many intrinsic semiconductors could serve
as suitable solid dielectrics with ǫ ≥ 10 (e.g., Si, Ge,
InSb, InAs, InP, GaSb, or GaAs). The material should
be chosen so that the semiconducting energy gap exceeds
the maximum desired voltage difference between the gate
and nanowire.
A liquid dielectric or combination of solid and liquid
dielectrics could also be utilized. This would allow for op-
timal filling of the dielectric region, while still permitting
free motion of the nanowire surface. Liquid dielectrics
have been used in conjunction with some of the previous
techniques16,36,37, in the context of single molecule mea-
surements, as well as for STM measurements of metal
contact transport. In the latter context, they have been
shown to have little influence on the stability and trans-
port properties of the nanocontact37.
Below we propose two architectures to realize the de-
vice described above.
Realization 1
In a first possible architecture for the proposed device
(see Fig. 6), a layer of solid dielectric is deposited on a
substrate prepatterned (using standard vapor deposition
techniques) with a metallic gate to address the nanowire
device. A metal nanowire several tens of nanometers in
diameter with a “notch” or constriction at the desired
location is then deposited on the surface of the dielec-
tric, in alignment with the submerged gate electrode.
The nanowire at the notch can then be thinned down
to the specified operating diameter by electromigration,
scanning-electron microscopy (SEM), or chemical etch-
ing. A nanodroplet of liquid dielectric is then deposited
on the surface of the wafer, immersing the nanowire de-
FIG. 6. (a) Cross-section view and (b) top view diagrams
of a device with a nanodrop of liquid dielectric, discussed in
Example 1.
5FIG. 7. (a) Cross-section and (b) longitudinal cross-section
diagrams of a device with a solid dielectric, discussed in Ex-
ample 2. The gap shown around the nanowire may be filled
with a liquid or gel dielectric to improve performance. Ad-
ditionally, the cavity may be hermetically sealed, and a top
gate can be added.
vice (see Fig. 6). The nanowire device, together with the
droplet of liquid dielectric, is then hermetically sealed,
e.g., with an epoxy seal.
Realization 2
In another realization of the proposed device (see
Fig. 7), a layer of solid dielectric is deposited on a sub-
strate prepatterned with a metallic gate to address the
nanowire device, as in the first realization. A metal
nanowire of uniform diameter several tens of nanometers
is then deposited on the surface of the dielectric, in align-
ment with the submerged gate electrode. This fabrica-
tion step can be carried out within standard semiconduc-
tor patterning techniques, such as for example E-beam
direct write or alternatively in the long term masked ion
beam lithography. A further layer of solid dielectric is
then deposited, fully encasing the nanowire. A nanoscale
pit or cavity is then etched in the dielectric layer, ex-
posing the active segment of the nanowire. The exposed
segment of the nanowire is then thinned down to the
specified diameter (of order one nanometer) via e.g., fo-
cused SEM, chemical etching, or electromigration, or a
combination of these techniques.
A hermetic seal can be applied to increase the dura-
bility of the nanowire device. For example, an epoxy
bubble seal may be used to enclose an inert atmosphere
(e.g., nitrogen or argon) about the exposed segment of
the nanowire. Alternatively, a passivation layer over the
nanowire device is used to scavenge any small amounts
of oxidant from the sealed environment.
The pit containing the nanowire (see Fig. 7(b)) can
also be filled with a liquid or gel dielectric before the seal
is applied, to enhance device performance.
For some applications, both a top gate (not shown)
and a bottom gate are included, above and below the
nanowire device, respectively. Multiple gates may be de-
sirable e.g. to address individual devices in a large array.
For example, if the gate voltage is chosen appropriately,
the device will switch conducting states rapidly only if
the voltage is applied to both gates.
Because the three terminals of the nanoscale variable
resistor consist of metal which can be patterned by stan-
dard semiconductor fabrication techniques, such devices
can be readily integrated with conventional circuitry on
a chip. Because the throughput impedance of such a
device is on the scale of several hundred to several thou-
sand Ohms, appropriate amplification may be required
to interface with standard CMOS circuitry.
V. DISCUSSION
We have proposed a nanoscale device that exploits
the new physics that emerges at the boundary between
classical and quantum physics. A monovalent metallic
nanowire is stable at certain “magic radii”29, correspond-
ing to a subset of integer multiples of the quantum con-
ductance G0 = 2e
2/h. The nanometer lengthscale of
these systems leads to low energy barriers between dif-
ferent conductances that are surmountable through clas-
sical thermal fluctuations on short timescales. The bar-
riers themselves are functions of both the wire’s material
parameters — for example, electron density of states —
and wire geometry, and as such are controllable through
external manipulation. This leads to a novel situation
where a basic wire configuration can perform multiple
functions that on the macroscopic scale require different
specially designed electronic components.
The configuration of the device — a metal nanowire
embedded in a dielectric sheath surrounded by an outer
conductor, which serves as the gate — is simple. Chang-
ing the gate voltage alters the density of carriers, which
in turn allows sensitive control of the energy barriers that
determine the rates of stochastic transitions between dif-
ferent conducting states of the nanowire6. The device
can alternatively serve as a simple resistive element, as
a variable resistor, or as an electromechanical transistor,
given a switching time that can be of the order of picosec-
onds. A further possibility, though one that may be more
difficult to control, is using external voltage to change
between linear and nonlinear I − V response, through a
transition in activation behaviors as noted in Ref. 31.
The device has some similarities with one built by Mar-
tin et al. 21 , but there are important differences. The
6latter, which is realized on the µm rather than the nm
lengthscale, depends on a mechanical process (wire bend-
ing) for its operation, leading to a slower response which
effectively reduces the array of functionalities of the de-
vice. On the other hand, the device of Ref. 21 can serve
as an on-off switch, whereas the device discussed here
can change only between different nonzero conductances.
The two devices are therefore best viewed as complemen-
tary, with each specialized to different but useful func-
tions.
ACKNOWLEDGMENTS
This work was supported by NSF Grant Nos. 0312028
(CAS), and PHY-0651077 and PHY-0965015 (DLS).
Part of this work was done when CAS and DLS were at
the Aspen Center for Physics, and JB was at the Univer-
sity of Arizona. The authors acknowledge the hospitality
of the Santa Fe Institute where the last stages of this
work were completed.
1J. Bu¨rki and C. A. Stafford, Applied Physics A 81, 1519 (2005).
2D. F. Urban and H. Grabert, Phys. Rev. Lett. 91, 256803 (2003).
3D. F. Urban, J. Bu¨rki, C.-H. Zhang, C. A. Stafford,
and H. Grabert, Phys. Rev. Lett. 93, 186403 (2004),
cond-mat/0312517.
4D. F. Urban, J. Bu¨rki, C. A. Stafford, and H. Grabert, Physical
Review B 74, 245414 (2006).
5R. S. Maier and D. L. Stein, Phys. Rev. Lett. 87, 270601 (2001).
6J. Bu¨rki, C. A. Stafford, and D. L. Stein, Phys. Rev. Lett. 95,
090601 (2005).
7A. I. Mares, A. F. Otte, R. H. M. Smit, and J. M. van Ruiten-
beek, Phys. Rev. B 70, 073401 (2004).
8D. F. Urban, J. Bu¨rki, A. I. Yanson, I. K. Yanson, C. A. Stafford,
J. M. van Ruitenbeek, and H. Grabert, Solid St. Comm. 131,
609 (2004).
9N. Agra¨ıt, J. G. Rodrigo, and S. Vieira, Phys. Rev. B 47, 12345
(1993).
10G. Rubio, N. Agra¨ıt, and S. Vieira, Phys. Rev. Lett. 76, 2302
(1996).
11A. I. Yanson, G. Rubio Bollinger, H. E. van den Brom, N. Agra¨ıt,
and J. M. van Ruitenbeek, Nature 395, 783 (1998).
12A. I. Yanson, I. K. Yanson, and J. M. van Ruitenbeek, Nature
400, 144 (1999).
13Y. Kondo and K. Takayanagi, Phys. Rev. Lett. 79, 3455 (1997).
14Y. Kondo and K. Takayanagi, Science 289, 606 (2000).
15D. R. Strachan, D. E. Smith, D. E. Johnston, T.-H. Park, M. J.
Therien, D. A. Bonnell, and A. T. Johnson, App. Phys. Lett.
86, 043109 (2005).
16H. X. He, S. Boussaad, B. q. Xu, C. Z. Li, and N. J. Tao, J.
Electroanal. Chem. 522, 167 (2002).
17J. M. Krans, J. M. van Ruitenbeek, and L. J. de Jongh, Physica
B 218, 228 (1996).
18K. Terabe, T. Hasegawa, T. Nakayama, and M. Aono, Nature
433, 47 (2005).
19J. Bu¨rki, Physical Review B 75, 205435 (2007).
20Y. Oshima, Y. Kondo, and K. Takayanagi, J. Electron Microsc.
52, 49 (2003).
21C. A. Martin, R. H. M. Smit, H. S. J. van der Zant, and J. m. van
Ruitenbeek, Nano Letters 9, 2940 (2009).
22N. Agra¨ıt, A. Levy Yeyati, and J. M. van Ruitenbeek, Phys.
Rep. 377, 81 (2003).
23V. Rodrigues, J. Bettini, A. R. Rocha, L. G. C. Rega, and
D. Ugarte, Phys. Rev. B 65, 153402 (2002).
24R. H. M. Smit, C. Untiedt, and J. M. van Ruitenbeek, Nanotech.
15, S472 (2004).
25A. I. Mares, D. F. Urban, J. Bu¨rki, H. Grabert, C. A. Stafford,
and J. M. van Ruitenbeek, Nanotechnology 75, 265403 (2007).
26F. Kassubek, C. A. Stafford, H. Grabert, and R. E. Goldstein,
Nonlinearity 14, 167 (2001).
27C.-H. Zhang, F. Kassubek, and C. A. Stafford, Phys. Rev. B 68,
165414 (2003).
28A. I. Yanson, J. M. van Ruitenbeek, and I. K. Yanson, Low
Temp. Phys. 27, 807 (2001).
29J. Bu¨rki, R. E. Goldstein, and C. A. Stafford, Phys. Rev. Lett.
91, 254501 (2003).
30A. I. Yanson, I. K. Yanson, and J. M. van Ruitenbeek, Phys.
Rev. Lett. 84, 5832 (2000).
31J. Bu¨rki, C. A. Stafford, and D. L. Stein, Appl. Phys. Lett. 88,
166101 (2006).
32F. Kassubek, C. A. Stafford, and H. Grabert, Phys. Rev. B 59,
7560 (1999).
33C. A. Stafford, D. Baeriswyl, and J. Bu¨rki, Phys. Rev. Lett. 79,
2863 (1997).
34D. M. Cardamone, C. A. Stafford, and S. Mazumdar, Nano
Letters 6, 2422 (2006).
35M. Yoshida, Y. Oshima, and K. Takayanagi, Appl. Phys. Lett.
87, 103104 (2005).
36B. Xu, H. Huixin, and N. J. Tao, J. Am. Chem. Soc. 124, 13568
(2002).
37H. X. He, C. Shu, C. Z. Li, and N. J. Tao, J. Electroanal. Chem.
522, 26 (2002).
